Minimization of finite automata by using the values of input variables to encode internal states

 
PIIS000233880002845-8-1
DOI10.31857/S000233880002845-8
Publication type Article
Status Published
Authors
Affiliation: Bialystok Technological University
Address: Poland
Affiliation: Bialystok Technological University
Address: Poland
Journal nameIzvestiia Rossiiskoi akademii nauk. Teoriia i sistemy upravleniia
EditionIssue 5
Pages70-81
Abstract

  

Keywords
AcknowledgmentThis work was partially supported by the Belostok Technological University (Poland, grant S / WI / 1/2013).
Received08.01.2019
Publication date08.01.2019
Cite   Download pdf To download PDF you should sign in
Размещенный ниже текст является ознакомительной версией и может не соответствовать печатной

views: 906

Readers community rating: votes 0

1. Solov'ev V.V. Minimizatsiya konechnykh avtomatov Mili putem ispol'zovaniya znachenij vykhodnykh peremennykh dlya kodirovaniya vnutrennikh sostoyanij // Izv. RAN. TiSU. 2017. № 1. S. 89–97.

2. Garcia-Vargas I., Senhadji-Navarro R. Finite State Machines with Input Multiplexing: a Performance Study // IEEE Trans. on CAD. 2015. V. 34. № 5. P. 867–871.

3. El-Maleh A. H. Majority-based Evolution State Assignment Algorithm for Area and Power Optimisation of Sequential Circuits // IET Computers & Digital Techniques. 2016. V. 10. № 1. P. 30–36.

4. Abdullah A. C., Ooi C. Y., Ismail N. B., Mohammad N. B. Power-aware Through-silicon-via Minimization by Partitioning Finite State Machine with Datapath // Proc. Intern. Sympos. on Circuits and Systems (ISCAS). Montreal. Canada. IEEE, 2016.

5. Pendyala S., Katkoori S. State Encoding Based NBTI Optimization in Finite State Machines // Proc. 17th Intern. Sympos. on Quality Electronic Design (ISQED). Santa Clara. USA. IEEE, 2016.

6. Pedroni V. A. Introducing Deglitched-feedback Plus Convergent Encoding for Straight Hardware Implementation of Asynchronous Finite State Machines // Proc. Intern. Sympos. on Circuits and Systems (ISCAS). Lisbon. Portugal. IEEE, 2015.

7. Barbosa F. T. D. F., De Oliveira D. L., Curtinhas T. S., de Abreu Faria L., Luciano J. F. D. S. Implementation of Locally-Clocked XBM State Machines on FPGAs Using Synchronous CAD Tools // IEEE Trans. on Circuits and Systems I: Regular Papers. 2017. V. 64. № 5. P. 1064–1074.

8. Nahiyan A., Xiao K., Yang K., Jin Y., Forte D., Tehranipoor M. AVFSM: a Framework for Identifying and Mitigating Vulnerabilities in FSMs // Proc. 53nd ACM/EDAC/IEEE Design Automation Conf. (DAC). Austin. USA. IEEE, 2016.

9. McCluskey E. J. Reduction of Feedback Loops in Sequential Circuits and Carry Leads in Iterative Networks // Information and Control. 1963. V. 6. № 2. P. 99–118.

10. Pomeranz I., Cheng K.T. STOIC: State Assignment Based on Output/input Functions // IEEE Trans. on CAD. 1993. V. 12. № 8. P. 613–622.

11. Forrest J. ODE: Output Direct State Machine Encoding // Proc. European Design Automation Conf. (EURO-DAC’95). Brighton. UK. IEEE, 1995.

12. Solovjev V. Synthesis of Sequential Circuits on Programmable Logic Devices Based on New Models of Finite State Machines // Proc. Euromicro Sympos. on Digital Systems Design (DSD’2001). Warsaw. Poland. IEEE, 2001.

13. Mielcarek K., Barkalov A., Titarenko L. Designing LUT-based Mealy FSM with Transformation of Collections of Output Functions // Proc. 5th Intern. Conf. on Modern Circuits and Systems Technologies (MOCAST). Thessaloniki. Greece. IEEE, 2016.

14. Klimovich A.S., Solov'ev V.V. Preobrazovanie avtomata tipa Mili v avtomat tipa Mura putem rasschepleniya vnutrennikh sostoyanij // Izv. RAN. TiSU. 2010. № 6. S. 70–79.

15. Yang S. Logic Synthesis and Optimization Benchmarks User Guide. Version 3.0 // Technical Report. North Carolina. USA: Microelectronics Center of North Carolina (MCNC), 1991.

Система Orphus

Loading...
Up