All
 
|
 
 


Synthesis of self-checking combination devices based on allocating special groups of outputs
 
PIIS000523100001488-0-1
DOI10.31857/S000523100001488-0
Publication type Article
Status Published
Authors
D. Efanov 
Affiliation: Federal State Institution of Education «Russian University of Transport»
Address: Russian Federation, Moscow
V. Sapozhnikov
Affiliation: Emperor Alexander I St. Petersburg State Transport University
Address: Russian Federation, Saint Petersburg
Vl. Sapozhnikov
Affiliation: Emperor Alexander I St. Petersburg State Transport University
Address: Russian Federation, Saint Petersburg
Journal nameAvtomatika i Telemekhanika
EditionIssue 9
Pages79-94
Abstract

  

Keywords
Received09.10.2018
Publication date11.10.2018
Number of characters552
Cite   Download pdf To download PDF you should sign in
Размещенный ниже текст является ознакомительной версией и может не соответствовать печатной

views: 1318

Readers community rating: votes 0 

1. Parkhomenko P.P., Sogomonyan E.S. Osnovy tekhnicheskoj diagnostiki (optimizatsiya algoritmov diagnostirovaniya, apparaturnye sredstva). M.: Ehnergoatomizdat, 1981.
2. Sapozhnikov V.V., Sapozhnikov Vl.V., Efanov D.V., Dmitriev V.V. New Structures of the Concurrent Error Detection Systems for Logic Circuits // Autom. Remote
Control. 2017. V. 78. No. 2. P. 300–313.
3. Sogomonyan E.S., Slabakov E.V. Samoproveryaemye ustrojstva i otkazoustojchivye sistemy. M.: Radio i svyaz', 1989.
4. Busaba F.Y., Lala P.K. Self-Checking Combinational Circuit Design for Single and Unidirectional Multibit Errors // J. Electron. Testing: Theory Appl. 1994. No. 1. 
P. 19–28.
5. Sapozhnikov V.V., Sapozhnikov Vl.V, Gyossel' M., Morozov A.A. Metod postroeniya kombinatsionnykh samoproveryaemykh ustrojstv s obnaruzheniem vsekh
odinochnykh neispravnostej // Ehlektronnoe modelirovanie. 1998. T. 20. № 6. C. 70–80.
6. Saposhnikov V.V., Morosov A., Saposhnikov Vl.V., G¨oessel M. A New Design Method for Self-Checking Unidirectional Combinational Circuits // J. Electron.  Testing: Theory Appl. 1998. V. 12. No. 1–2. P. 41–53.
7. Morosow A., Sapozhnikov V.V., Sapozhnikov Vl.V., Goessel M. Self-Checking Combinational Circuits with Unidirectionally Independent Outputs // VLSI Design.
1998. V. 5. No. 4. P. 333–345.
8. Matrosova A.Yu., Levin I., Ostanin S.A. Self-Checking Synchronous FSM Network Design with Low Overhead // VLSI Design. 2000. V. 11. No. 1. P. 47–58.
9. Ghosh S., Basu S., Touba N.A. Synthesis of Low Power CED Circuits Based on Parity Codes // Proc. 23 IEEE VLSI Test Sympos. (VTS’05). 2005. P. 315–320.
10. Fujiwara E. Code Design for Dependable Systems: Theory and Practical Applications. John Wiley & Sons, 2006.

11. G¨oessel M., Ocheretny V., Sogomonyan E., Marienfeld D. New Methods of Concurrent Checking: Edition 1. Dordrecht: Springer Science+Business Media B.V.,
2008.
12. Aksyonova G.P. O funktsional'nom diagnostirovanii diskretnykh ustrojstv v usloviyakh raboty s netochnymi dannymi // Problemy upravleniya. 2008. № 5. S. 62–66.
13. Efanov D.V., Sapozhnikov V.V., Sapozhnikov Vl.V. On Summation Code Properties in Functional Control Circuits // Autom. Remote Control. 2010. V. 71. No. 6.
P. 1117–1123.
14. Kumar S.S. Concurrent Error Detection and Correction for Orthogonal Latin Squares Encoders and Syndrome Computation // Int. J. Advanced Res. Comput.
Engin. & Technol. 2015. V. 4. No. 1. P. 159–175.
15. Kumar B.V.S., Kumar G.P. VLSI Design of Error Detection and Correction Orthogonal Latin Square Codes // Int. J. Advanced Res. Comput. Engin. & Technol.
2016. V. 3. No. 10. P. 2816–2819.
16. Efanov D.V., Sapozhnikov V.V., Sapozhnikov Vl.V. Conditions for Detecting a Logical Element Fault in a Combination Device under Concurrent Checking Based
on Berger‘s Code // Autom. Remote Control. 2017. V. 78. No. 5. P. 892–902.
17. Hamming R.W. Error Detecting and Correcting Codes // Bell Syst. Technic. J. 1950. 29 (2). P. 147–160.
18. Sapozhnikov V., Sapozhnikov Vl., Efanov D., Blyudov A. Analysis of Error-Detection Possibilities of CED Circuits Based on Hamming and Berger Codes // Proc. 11 IEEE East-West Design & Test Symposium (EWDTS‘2013), Rostov-on-Don, Russia, September 27–30, 2013. P. 200–207.
19. Sapozhnikov V.V., Sapozhnikov Vl.V., Efanov D.V. Osobennosti primeneniya kodov Khehmminga pri organizatsii samoproveryaemykh skhem vstroennogo kontrolya // Izv. vuzov. Priborostroenie. 2018. T. 61. № 1. S. 47–59.
20. Sapozhnikov V., Sapozhnikov Vl., Efanov D., Dmitriev V. New Sum Code for Effective Detection of Double Errors in Data Vectors // Proc. 13 IEEE East-West Design & Test Symposium (EWDTS‘2015), Batumi, Georgia, September 26–29, 2015. P. 154–159.
21. Dmitriev V.V., Efanov D.V., Sapozhnikov V.V., Sapozhnikov Vl.V. Sum Codes with Efficient Detection of Twofold Errors for Organization of Concurrent Error
Detection Systems of Logical Devices // Autom. Remote Control. 2018. V. 79. No. 4. P. 665–678.
22. Sapozhnikov V., Sapozhnikov Vl., Efanov D., Dmitriev V. Weighted Sum Code Without Carries – is an Optimum Code with Detection of Any Double Errors in Data Vectors // Proc. 14 IEEE East-West Design & Test Symposium (EWDTS‘2016), Yerevan, Armenia, October 14–17, 2016. P. 134–141.
23. Goessel M., Morozov A.A., Sapozhnikov V.V., Sapozhnikov Vl.V. Investigation of Combination Self-Testing Devices Having Independent and Monotone Independent Outputs // Autom. Remote Control. 1997. V. 58. No. 5. P. 299–309.

24. Kubal´ik P., Kub´atov´a H. Parity Codes Used for On-Line Testing in FPGA // Acta Polytechnika. 2005. V. 45. No. 6. P. 53–59.
25. Ubar R., Raik J., Vierhaus H.-T. Design and Test Technology for Dependable Systems-on-Chip (Premier Reference Source). Information Science Reference,
Hershey – New York, IGI Global, 2011.
26. Boreck´y J., Kohl´ik M., Kub´atov´a H. Parity Driven Reconfigurable Duplex System // Microproces. Microsyst. 2017. V. 52. P. 251–260.

Система Orphus

Loading...
Up